SETTING SYSTEM FOR MEMORY ACCESS TIMING

Patent Number:

JP63217452

Publication date:

1988-09-09

Inventor(s):

SAITO TAKASHI

Applicant(s)::

MITSUBISHI ELECTRIC CORP

Requested Patent:

JP63217452

Application Number: JP19870051509 19870306

Priority Number(s):

IPC Classification:

G06F12/16; G11C7/00; G11C11/34; G11C29/00

EC Classification:

Equivalents:

Abstract

PURPOSE:To automatically set the access timing of a memory by changing successively the set value of a register by a program and giving an access to memory based on the set value obtained when the register by a program and giving an access to memory based on the set value obtained when the coincidence of comparison is obtained between read data and write data.

CONSTITUTION:An optimum value is set at each of registers 21-24 and a memory (RAM 1) receives an access based on each set value of these registers to write and read the test data. These test write and access based on each set value of these registers access action carried out based on each set value. read data are compared with each other for each access action carried out based on each set value. When the coincidence is obtained between write and read data of the memory (RAM 1), the relevant value is set at the registers 21-24 respectively as the final set value. Then the access timing is decided based on said final set value and the memory (RAM 1) receives accesses in this timing for prescribed data writing and final set value and the memory (RAM 1) receives accesses in this timing for prescribed data writing and reading operations. In such a way, the access timing of the RAM can be automatically set with no intervention of man power.

(B) 日本国特許厅(JP)

①特許出願公開

母公開特許公報(A)

昭63-217452

@Int.Cl.4	遊別記号	庁内整理番号	砂公開	昭和63年(19	88)9月9日
G 06 F 12/15 G 11 C 7/00 11/34 29/00	3 1 0 3 1 3 3 7 1 3 0 3	A - 7737 - 5B 7341 - 5B A - 8522 - 5B H - 7737 - 5B 客查詢	求 未請求	発明の数 1	(全8頁)

8発明の名称

メモリアクセスタイミング設定方式

頭 昭62-51509 创特

昭62(1987)3月6日 の出

砂発 明 者

神奈川県鎌倉市上町屋325番地 三菱電磁株式会社計算機

製作所內

三菱電機株式会社 ⑪出 顋 人

東京都千代田区丸の内2丁目2番3号

外2名 井理士 大岩 増雄

メモリアクセスタイミング設定方式

メモリのアクセスを行う論理目路において、ブ ログラムによって任意に値を設定できるレジスタ を設け、このレジスタへの設定値をプログラムに よって嬢々に変えでゆき、メモリへのテストデー タの書き込み、領出し、書込みデータと読出しデ - タとの比較を繰り返して行い、比較の結果が一 及した時の設定値モレジスタに設定しておき、こ の設定値に基づいてメモリのアクセスを行うこと を特徴とするメモリアクセスタイミング設定方式。

1. 発明の評価な政明

(産業上の利用分野)

この発明はデータ処理装置などに備えられるう ンダムアクセスメモリ (以下RAMと称す) のア クセスタイミングを設定するためのメモリアクセ スタイミング設定方式に関するものである。

(従来の技術)

第6回は従来のメモリアクセスタイミング設定 方式を採用した論理関幕のブロック圏である。関 において、 i はRAM(ダイナミックRAMを用 いた場合を例にとる)、2はアドレスマルチプレ クサ、3 はRAM1とアドレスマルチプレクサ 2 とを接続するマルチプレクスド・アドレス・パス、 4 はアドレスマルテブレクサ 2 に接続されるアド レスパス、 5 はRAMlに接続されるデータパス、 6 はメモリ制御リングである。また、1はローア ドレスセレクト信号 (RAS信号) 生成用のフリ ップフロップ(以下RAS用フリップフロップと 称す)、8はカラムアドレスセレクト体号(CA S信号)生展用のフリップフロップ(以下CAS 用フリップフロップと称す)、9はカラムセレク トは号(COLS信号)生成用のフリップフロッ プ(以下COLS用フリップフロップと称す)、 10 HANDY-1. 11, 12, 13 HORY ->. 14. 15. 16 UNOR4->. 17. 18.19.20はメモリ制御リング6のどの出 力を使用するかを選択するためのジャンパ嬢であ る。なお、親明を簡単にするためRAM1のリフ レッシュ用の位理回路は省略する。

次に動作について説明す。説明の中で「1」は 有意もしくはハイレベルを、「0」は非有意もし くはローレベルを意味する。メモリ制御リング 6 はラインししのメモリアクセスモード信号が「1」 になるとイネーブルされて動作可能状態となり、 ラインL2の基本クロックに同期して出力T C. T1. · · · , Tk. · · · , $T\ell$. · · · · Tm. Tn. Te-1. Te # それぞれ頃に「1」になるという形で状態が選移 する。また、メモリアクセスモードは号が「0; になると、メモリ制御リング6の出力T0~Te は全て「0」になる。各フリップフロップ?、8. 9 はラッチした信号を各出力幾子 1 から出力し、 そのラッチした信号の反転信号を各出力補子りか ら出力する。RAMlの増子RAS. CAS. WEにそれぞれ与えられるRAS位号。CAS位 号、WE住号は「1」で有意とする。また、この 従来例の場合、ジャンパ練17、18、19。

20の設定は人手により行い、メモリ制御リング 6の出力Tk、Te. Tm. Tnがそれぞれ選択 されたものとする。

ここで祭る図に示すタイミングチャートを参照 してRAM1への書込み動作を例にとって説明する。メモリアクセスが開始されると、ラインし1 のメモリアクセスモード信号及びラインし3のライトモード信号が「1」になる。この時、アドレスがス4に与えられ、アドレスがアレクチでによりローアドレスが選択されてマルチプレクスド・アドレス・バス3上に出力される。またられる。

S用フリップフロップ1の箱子口に「1」の出力 Tkが与えられ、メモリ制御リング6の出力Tk + lが「l」になる時、RAS用フリップフロッ プでの出力端子!から出力されるRAS信号が 「1」になる。また、この時、RAS用フリップ フロップ7の出力箱子♀から出力される反転出力 は「0」となり、これによりNORゲート14の 出力が「1」、ORゲート11の出力が「1」と なって、メモリ制御リング6の状態が進んでも RAS用フリップフロップ1の出力、すなわち RAS信号は「1」にホールドされる。また、メ モリ制御リング6の「1」の出力がTまからTま + 1 に過移した時、前記と同様な動作によりCO LS用フリップフロップ3の出力であるCOLS 信号が「1」になりホールドされる。このCOL 5は号により、アドレスマチブレクサ2はマルチ プレクスド・アドレス・パスろにカラムアドレス を出力し、また、ANDゲート10の出力、すな わちRAM1の鑷子WEに与えられるWE信号が 「1」となり、RAM1はライトモードとなる。

また、メモリ制御リング5の「1」の出力がTm からTm+lに通移した時、胸配と同様な動作に よりCAS用フリップフロップ8の出力、すなわ ちCASは号は「1」になりホールドされる。以 上のようにRAS信号、CAS信号、WE信号、 COLS俳号が全て「L」となって、RAM1へ の書込み条件が全て嫌い、データの書込み動作が 行われ、メモリ制御リング6の状態が進み、出力 Tn-1が「1」になった時点で書込み動作が完 了する。メモリ製剤リング6の出力Tコ、すなわ ちラインし4のメモリアクセス完了信号が「1」 になり、次に出力Tn+1が「l」になろうとす るところでラインレーのメモリアクセスモード住 号及びラインL3のライトモード信号が「0」に なり、また、NORゲート14.15.16及び ORゲート11、12、13の出力が「0」にな るので、RAS信号、CAS信号、COLS信号 が「O」になり、RAM1への書込み動作が終了 する。なお、第4回に示すTWは、RAM1への 制御信号(メモリアクセスモード信号、ライトモ ード信号、RAS信号、COLS信号、CAS信号WE信号)によるライトモード条件成立期間である。

(免明が解決しようとする問題点)。

従来のメモリアクセスタイミング設定方式においては、RAMへのアクセスタイミングを決定する部分がジャンパ雄による設定であったため、モ

のジャンパ語のないでは、 をないないでは、 をのかいて、 をのかいて、 をのかいでは、 をのかいでは、 をのかいでは、 をのかって、 をできないでは、 をできないでは、 できないでは、 できないで

この発明は上記のような問題点を解析するためになされたもので、RAMのアクセスタイミングの設定を人手の介入なしに自動的に行い、RAMの性能を十分に引き出すことができ、は領性を向上させることができるメモリアクセスタイミング設定方式を提供することを目的とする。

(問題点を解決するための手段)

この発明に振るメモリアクセスタイミング設定 方式は、メモリ (RAM1) のアクセスを行う論 理回路において、プログラムによって任意に値を

設定できるレジスタ21、22、23、24を設け、このレジスタ21、22、23、24への設定値をプログラムによって増々に変えてゆき、そり(RAM1)へのチストデータの書込みでもし、書込みデータと設出しデータとの比較をしており返し、比較の結果が一致した神の設定をレンスタ21、22、23、24に設定しておき、この設定値に基づいてメモリ(RAM1)のアクセスを行うことを特徴とするものである。

(作用)

この発明に係るレジスタ21、22、23、24にはプログラムによって任意の値が設定され、メモリ(RAM1)は設定された各設定値に基づいてアクセスされ、テデータの認みデータとは各設定値に基づいたアクセス、メモリ(RAM1)の書込みデータと対出しデータとが一致した時、その値はよりに設定値により、22、23、24に設定され、その後はその最終の設定値に基づい

てアクセスタイミングが決められ、メモリ (R A M l)はそのアクセスタイミングでアクセスされ、 所定のデータの書込み、映出し動作を行う。

(発明の実施例)

以下この発明の一実施例を図に基づいて説明す る。男1回はこの発明の一実施例に係るメモリア クセスタイミング設定方式を提用した論理画品の ブロック図でゐる。第1図において、系6図に示 丁祿成要素に対応するものには同一の参照符を付 し、その説明を省略する。第1箇において、21 はRAS信号生成タイミングを決めるためのレジ スタ(以下RAS用レジスタと称す)、22は COLS信号生収タイミングを決めるためのレジ スタ(以下COLS用レジスタ)、23はCAS 信号生成タイミングを決めるためのレシスタ(以 下CAS用レジスタと称す)、24はメモリアク セス完了信号生成タイミングを決めるためのレジ スタ(以下C戸T用レジスタと称す)、25. 26. 27. 28はメモリ関係リング6のヒ+1 個ある出力T0~Teの内の1個を選択して出力 するセレクタである。

次に動作について説明する。入手できたRAMが例えば5種類あり、そのRAMをアクセスタイムが違い順にRAM』、RAM』、RAM』、RAM』、RAM』、RAM』、RAM』、RAM』とする。その各RAMに対しては第2回のタイミング図に示すようにRAS信号、COLS信号、CAS信号、メモリアクセスで行うを出力すれば各RAMのアクセスは正場合の動作を考える。

をRAS用レジスタで1にロードする(スナップ S3)。次にそのポインタの内容をインクリメン トレ(ステップS4)、ポインタの示す内容(こ の場合RAM。に対応する設定値ま1)をCOL S用レジスタ22にロードする(ステップS5) 次にそのポインタの内容をインクリメントし(ス テップS6)、ポインタの示す内容(この場合 RAM」に対応する設定値mI)をCAS用レジ スタ23にロードする (ステップ57) . 次にそ のポインタの内容をインクリメントし(ステップ S8)、ポインタの示す内容(この場合RAM) に対応する設定値ml)をCPLT用レジスタ 24にロードする(ステップS9)。 次にそのポ インタの内容をインクリメントしておき(ステッ プS13)、テストデータをRAMェ(この場合 RAM。が実装されているので)に書込みを行う (ステップS11)。この書込みは第4回に示す タイミングで行われる。また、RAM。からは狐 5団に示すタイミングでデータが読出され (ステ ップS12)、彼出しデータと書込みデータとが

比較される(ステップS13)。この場合、設定値はRAM。に対応する設定値 k 1 . 4 1 . m 1 . n 1 であり、RAM』に対しては調復信号(RAS信号、COLS信号、CAS信号、メモリアクセス完丁信号)のタイミングが適合しないため、ステップS13での設出しデータと書いたが、ステップS13での設出しずータとすないでは等しくなっている。とかでであるときはエラーであるときはエラー報告し(ステップS15)、エラーでないときはステップS3に関る。

このステップS3に乗ったときのポインタのおす。 す内容は実施されているRAM。に対応するSH 値k2になっており、この設定値k2がRASH レジスタ21にロードされる。その後は、前に 同様な処理を行い(ステップS4~S10)、設 定値 &2 がCOLS用レジスタ22に、設定値 m2 がCAS用レジスタ23に、設定値 CPLT用レジスタ24にそれでれロードされ、 テストデータのRAM。への書込み(ステップ S!1)、RAMェからのデータ鉄出し(ステッ プS12)を行い、親出しデータと書込みデータ とが比較される(ステップS13)。 この場合は、 設定値k 2、 f 2、 m 2、 n 2 が R A M s に対応 しているのでRAM。は新定のタイミングでアク セスされ、従って、読出しデータと書込みデータ とが等しくなり、ステップS16に移り設定値 k 2. g 2, m 2, n 2が各レジスタ 2 1, 2.2. 23.24への最終の設定値として設定され、セ レクタ25、26、27、28によってメモリ制 御リング6の出力Tk2+1が「1」の時にRA S信号が、出力TA2+1が「1」の時にCOL Sは号か、出力Tm2+Lが「1」の時にCAS 信号が、出力でn2か「1」の時にメモリアクセ ス完了信号がそれぞれ「1」になり、また、出力 Tn2+1が「ljの時にRAS信号、COLS 信号、CAS信号、メモリアクセス完了信号がそ れぞれ「0」になるというRAMTクセスタイミ ングが設定され、所定のデータの毎込み、統出し 動作が行われる。

特開昭63-217452 (5)

なお、このフローチャートの反列はRAM,が 実装されている場合について述べたが、実装され ているRAMが、RAM,、RAM,、RAM。 RAM,のときはステップS3~S13の処理は 一回、3回、4回、5回それぞれ行われ、アクセ スタイミングが設定される。

 なお、上記実施例においてはRAMとしてダイナミックRAMを用いた場合を示したが、スタティクRAMを用いた場合にはRAS信号及びCAS信号の代わりにチップセレクト信号(CS信号)及びアウトブットイネーブル信号(OE信号)を製造するようにすればよい。また、上記実施例ではメモリ製御リングを用いてRAMアクセスタイミングを製御したが、データロードの可能なカウ

ンタと、カウンタに初別値としてロードする値を 設定するレジスタの組合わせをプログラム制御し たい信号毎に設けることによっても本発明の方式 は実現できる。

(発明の効果)

が設定のための人手の介入が不必要となり、これにより動作試験要あるいは人権要が削減でき、より安価なデータ処理装置などを提供することがで まるという効果が得られる。

4. 図面の簡単な数男


第1回はこの発見のでは、 1回はこの発見のでは、 2回に任ると思われる。 2回に任め、 2回のでは、 3年ののでは、 3年のでは、 3年

1・・・RAM (メモリ)、2・・・アドレスマルチプレクサ、6・・・メモリ制造リング、7・・・RAS用フリップフロップ、8・・・CA

特開昭63-217452(6)


S 用 フ リップフ ロップ、 9 · · · C O L S 用 フ リップフ ロップ、 1 0 · · · A N D ゲート、 1 1 · · · 1 2 · · 1 3 · · · O R ゲート、 1 4 · · 1 5 · · 1 6 · · · · N O R ゲート、 2 1 · · · · R A S 用 レジスタ · 2 2 · · · · C O L S 用 レジスタ · 2 3 · · · C P L T 用 レジスク 、 2 5 · · 2 6 · 2 7 · · 2 8 · · · · セレクタ ·

化理人 大 岩 増 雄(ほか2名)




为2团


RAM	RAS-L	ញូន្	AS L	TELED	33.7		12/2	650
RAM	76:01	Teni	Tmill	Tnı	九二	21	6	01
PAM	T42+1	Te2-1	Tmg+1	Tnz	A 2	12	w 5	U S
RAM-	76-1	Tegel	₹no+i	Tng	#3	13	m3	03
RAMe	744-1	Te4+1	Trus	Tnd	41	La	m4	ne
DAM	TAGOL	165+1	Im5+1	Tris	45	15	M5	15




第4回



第5回



第6回



Japan Patent Office (JP) (19)

Patent Application Disclosure (11)

Unexamined Patent Application Publication (A) S63-217452 (12)

(51) Int. Cl. ⁴ G 06 F 12/16 G 11 C 7/00 11/34 29/00	Identification No. 310 313 371 303	File No. A-7737-5B 7341-5B A-8522-5B H-7737-5B
29/00		

Disclosure Date: September 9, 1988 (43)

No examination requested

Number of inventions: 1 (Total of 8 pages)

Name of Invention: Method for Setting Memory Access Timing (54)

Patent Application S62-51509

Application Date: March 6, 1987 (22)

Takashi Saito Inventor: (72)

Mitsubishi Electric Company, Ltd., Computer Manufacturing

Facilities

325 Uemachiya, Kamakura City, Kanagawa Prefecture

Mitsubishi Electric Company, Ltd. Applicant: (71)

2-2-3 Marunouchi, Chiyoda-ku, Tokyo

Masao Oiwa, Patent Attorney, and two others Representative: (74)

Details

Name of Invention 1. Method for Setting Memory Access Timing

Patent Claims 2.

A method for setting memory access timing in a logical circuit that accesses memory, characterized by the provision of a register for which a variety of values can be set by a program, by repetitively having the value set in said register be changed sequentially by the program and performing test writes to the memory and test reads from the memory where the data that is written is compared to the data that is read, by setting to the register the setting that was in effect when the results of the comparison matched, and by accessing the memory based on said setting.

3. Detailed Explanation of the Invention

[Area of Application in Industry]

This invention pertains to a method for setting the memory access timing in order to set the access timing for random access memory (hereinafter abbreviated "RAM") that is equipped in, for example, data processing devices.

[Prior Art]

Figure 6 shows a block diagram of the logic circuits that use the conventional memory access timing set method. In the figure, 1 is RAM (using the example where a dynamic RAM is used), 2 is an address multiplexer, 3 is a multiplexed address bus connecting the RAM 1 with the address multiplexer 2, 4 is an address bus connected to the address multiplexer 2, 5 is a data bus connected to the RAM 1, and 6 is a memory control ring. In addition, 7 is a flipflop for generating the row address select signal (RAS signal), hereinafter abbreviated "RAS flipflop," 8 is a flipflop for generating the column address select signal (CAS signal), hereinafter abbreviated "CAS flipflop," 9 is a flipflop for generating the column select signal (COLS signal), hereinafter abbreviated "COLS flipflop," 10 is an AND gate, 11, 12, and 13 are OR gates, 14, 15, and 16 are NOR gates, and 17, 18, 19, and 20 are jumper lines for selecting the output from the memory control ring 6 that is to be used. Additionally, for simplicity in the explanation, the logic circuits for refreshing the RAM 1 are not shown.

The operation of this method is described below. In this explanation, "1" indicates either the active level or the high logic level, while "0" indicates the inactive level or the low logic level. The memory control ring 6 is enabled and placed in an operational state when the memory access mode signal of line L1 goes to "1," and, synchronized to the master clock on line L2, the outputs T0, T1, ..., Tk, ..., T1, ..., Te-1, Te are sequentially set to "1" in the state transitions. When the memory access mode signal is "0," all outputs T0 to Te from the memory control ring 6 go to "0." The respective flipflops 7, 8, and 9 each output their latched signals from the output terminal 1 on each, and output the inverse of the latched signal on output terminal 0 of each. The RAS signal, CAS signal, and WE signal applied, respectively, to the RAS, CAS, and WE terminals of RAM 1 are each active at "1." In addition, in this conventional example, jumper lines 17, 18, 19, and 20 are set by hand, selecting, respectively, outputs Tk, Tl, Tm, and Tn of the memory control ring 6.

Below will be explained an example of an operation to write to the RAM 1, referencing the timing chart shown in Figure 4. When the memory access commences, both the memory access mode signal on Line L1 and the write mode signal on Line 3 both go to "1." At this time, the address is applied to the address bus 4, the row address is selected by the address multiplexer 2 and is output on the multiplexed address bus 3. At this time the write data is applied to data bus 5.

In this way, the row address and write data are applied, and, as described above, the memory access mode signal of line L1 is at "1," so the memory control ring 6 commences operations, and there are state transitions so that outputs T0, T1, ... Tk sequentially go to "1." When Tk goes to "1," the "1" output Tk is applied to terminal D of the RAS flipflop 7 through the jumper line 17 and OR gate 11, and when output Tk + 1 of memory control ring 6 goes to "1," the RAS signal that is output from output terminal 1 of the RAS flipflop 7 goes to "1." In addition, at this time the inverted signal that is output from the output terminal 0 of the RAS flipflop 7 goes to "0," causing the output of the NOR gate 14 to go to "1," and the output of the OR gate 11 to go to "1," causing the output of the RAS flipflop 7, or in other words the RAS signal, to be held at "1" even if the memory control ring 6 status advances. When the "1" output of the memory control ring 6 transitions from TI to TI + 1, the same operation as described above causes the COLS signal, which is the output of the COLS flipflop 9, to be held at "1." This COLS signal causes the address multiplexer 2 to output the column address to the multiplexed address bus 3, and the output of the AND gate 10, or in other words the WE signal that is applied to the RAM 1 terminal WE, goes to "1," placing RAM 1 in write mode. When the "1" output of the memory control ring 6 transitions from Tm to Tm + 1, a operation similar to what was described above causes the output of the CAS flipflop 8, or in other words the CAS signal, to be held at "1." As described above, the RAS signal, the CAS signal, the WE signal, and the COLS signal all go to "1," putting all conditions in place to write to the RAM 1; hence the data write operation is performed, the status of the memory control ring 6 advances, and the write operation is concluded at the point in time where the output Tn - 1 goes to "1." When the output Tn of the memory control ring 6, or in other words the memory access complete signal on line 4, goes to "1" followed by the output Tn + 1 going to "1," the memory access mode signal on line L1 and the write mode signal on line L3 both go to "0," causing the outputs of the NOR gates 14, 15, and 16, along with the outputs of the OR gates 11, 12, and 13 to go to "0"; consequently, the RAS signal, the CAS signal, and the COLS signal all go to "0," completing the operation for writing to the RAM 1. Note that TW shown in Figure 4 is the period over which the write mode conditions are fulfilled by the control signals to the RAM 1 (i.e., the memory access mode signal, the write mode signal, the RAS signal, the COLS signal, the CAS signal, and the WE signal).

On the other hand, in the operations to read from the RAM 1, as shown in Figure 5, the write mode signal and the WE signal go to "0," and at the point in time when the output Tn - 1 of the memory control ring 6 ceases to output "1," or in other words, at the point in time when the output Tn goes to "1," the output data that is read from the RAM 1 is assumed to be set, and with the output Tn, the data on the data bus 5 is accepted. At this time, when, in operations similar to the write operations described above the output Tn + 1 of the memory control ring 6 is to go to "1," all control signals become inactive and the operations to read from the

RAM 1 are terminated. Note that the TR shown in Figure 5 is the period of time over which the control signals to the RAM 1 fulfill the read mode conditions.

[Problems Solved by this Invention]

In the conventional method for setting the memory access timing, the part that sets the RAM access timing is set by jumper lines, and thus it requires a manual intervention to set the jumper lines. Additionally, generally RAMs have a variety of different access times, and when the type of RAM that is used is changed it is necessary to change the settings of the jumpers in order to change the access timing, and, as a result, the RAM cannot be accessed correctly if the setting is incorrect or there may also be the problem that, even if RAM that can operate at high speeds is used, the actual performance of the RAM will not be good if the access timing used is for low speed RAM.

This invention was created in order to solve the types of problems described above, and its objective is to provide a method of setting the memory access timing that automatically sets the access timing without any manual intervention, making it possible to exploit the full capabilities of the RAM and to improve reliability.

[Method by Which the Problems are Solved]

The method of setting the memory access timing in this invention is characterized by the logic circuits that access the memory (RAM 1) being equipped with registers 21, 22, 23, and 24 that can be set to a variety of values by a program, where the values that are set to these registers 21, 22, 23, and 24 are repetitively changed sequentially by the program at which time test data is written to and read from the memory (RAM 1) and comparisons are made between the write data and the read data where the values that were set when the results of the comparison indicates a match are set to registers 21, 22, 23, and 24, so that the access to the memory (RAM 1) is performed based on these settings.

[Operation]

The registers 21, 22, 23, and 24 in this invention are set to any given value by the program, and the memory (RAM 1) is accessed based on the various settings that have been set, at which time test data is written to the memory and read from the memory. The data written as this test data, and the data that is read, are compared to each other for each of the access operations that are based on the respective settings, and when the data that is written to the memory (RAM 1) matches the data that is read from the memory, then the settings are set as the final settings in the registers 21, 22, 23, and 24, and after that time the access timing is determined based on these final settings and the memory (RAM 1) is accessed with that access timing when the specific data write and data read operations are performed.

[Example of Embodiment]

An Example of Embodiment of this invention is explained below based on the figures. Figure 1 is a block diagram of logic circuits that use the method for setting the memory access timing in this Embodiment of the invention. In Figure 1 the same symbols are used as corresponding to the structural elements shown in Figure 6, so the explanations are omitted here. In Figure 1, 21 is the register for determining the timing with which the RAS signal is produced (hereinafter termed the "RAS register"), 22 is the register for determining the timing with which the COLS signal is produced (hereinafter termed the "COLS register"), 23 is the register for determining the timing with which the CAS signal is produced (hereinafter termed the "CAS register"), 24 is the register for determining the timing with which the memory access complete signal will be produced (hereinafter termed the "CPLT register"), 25, 26, 27, and 28 are the selectors that select one output from output T0 to Te of the e + 1 registers in memory control ring 6.

Next the operation will be explained. Let us assume that there are five different types of RAM that can be obtained, and, the access timing on these types of RAM, from fastest to slowest, are RAM₁, RAM₂. RAM₃ RAM₄, and RAM₅. The respective RAMs can be accessed correctly by outputting the RAS signals, COLS signals, CAS signals, and memory access complete signals shown in the timing diagram of Figure 2. The explanation described below considers the operations when RAM₂ is installed.

The table has the settings for the RAS register 21, the COLS register 22, the CAS register 23, and the CPLT register 24, or in other words, the settings for k1 to k5, ll to 15, ml to m5, and nl to n5 in Figure 2, are stored as a table. This program executes the flow chart shown in Figure 3. In other words, the program is executed (Step S1), the pointer indicates RAM1 (Step S2), the information indicated by the pointer (in this case, the settings k1 corresponding to RAM1 shown in Figure 2) are loaded into RAS register 21 (Step S3), the pointer is then incremented (Step S4), the information indicated by the pointer (in this case, the setting 11 corresponding to RAM₁) is loaded into the COLS register 22 (Step S5), the pointer is incremented (Step S6), the information indicated by the pointer (in this case, the setting m1 corresponding to RAM1) is loaded into the CAS register 23 (Step S7), the pointer is incremented (Step S8), the information indicated by the pointer (in this case the setting n1 corresponding to RAM1) is loaded into the CPLT register 24 (Step S9), the pointer is incremented (Step S10), the test data is written into the RAM₂ (because in this case it is RAM₂ that is installed) (Step S11), and the write operation is performed with the timing shown in Figure 4. Then the data is read from the RAM2 with the timing shown in Figure 5 (Step S12), and the data that was read is compared to the data that was written (Step S13). In this case, the settings are the settings k1, 11, m1, and n1 that correspond to RAM1. These settings do not match the timing for the control signals (the RAS signal, the COLS signal, the CAS signal, and the memory access complete signal) for RAM2, so the comparison in Step 13 of the data that was read and the data that was written does not indicate a match with this timing. As a result, the program continues to Step S14, and a check is made for a pointer error. If there is an error then an error report is made (Step S15), and if there is no error, then the program returns to Step S3.

The information indicated by the pointer when the program returns to Step S3 is the setting k2 that corresponds to the RAM2 that is installed, and this setting k2 is loaded into the RAS register 21. After that, the same process that is described above is performed (Steps S4 through S10) and the setting 12 is loaded into the COLS register 22, the setting m2 is loaded into the CAS register 23, the setting n2 is loaded into the CPLT register 24, the test data is written to the RAM2 (Step S11) the data is read from the RAM2 (Step S12), and the data that was written is compared to the data that was read (Step 13). In this case, the RAM access timing is set so that, when the operations for writing and reading the specified data are performed, the settings k2, 12, m2, and n2 correspond to RAM2, and thus RAM2 is accessed with the appropriate timing and the data that was read matches the data that was written so the program continues to Step 16 and the settings k2, g2, m2, and n2 are set into registers 21, 22, 23, and 24 as the final settings, and selectors 25, 26, 27, and 28 cause the RAS signal to be "1" when the output Tk2 + 1 of the memory control ring 6 is "1," the COLS signal to be "1" when the output Tl2 + 1 is "1," the CAS signal to be "1" when the output Tm2 + 1 is "1," and the memory access complete signal to be "1" when the output Tn2 is "1." In addition, when the output Tn2 + 1 is "1" the RAS signal, the COLS signal, the CAS signal and the memory access complete signal all go to "0."

While the explanation of the flow chart was based on the assumption that RAM 2 was installed, if RAM₁, RAM₃, RAM₄, or RAM₅ were installed instead, the processes in Steps 3 through 13 would be performed once, three times, four times, or five times, respectively, to set the access timing.

Because in the Example of Embodiment described above, it is possible to change the access timing using a program, it is easy to perform RAM access timing margin tests. In addition, although the timing will be that for the type of RAM with the slowest access time, even if a mixture of RAMs with different access times are installed in the logic circuits, the RAM can still be accessed correctly. In addition, if in high-speed computers, the RAM access timing is set individually by the card unit or the bank unit of main memory, then even if the type of RAM is different on different card units or bank units, the timing can be performed to match the capability of the RAM, making it possible to prevent any impediments to performance by mixing types of RAM. Additionally, in the program that determines the settings, it is possible to set the access timing that is optimized for the RAM that is installed and that is able to fully exploit the capabilities of the RAM through selecting the optimal values through changing the settings in even finer increments, rather than determining the settings in such a way as to compensate for the minor timing differences between the various RAM manufacturing locations. If in the program access timing setting checks are

performed for all addresses of all RAM, then it is possible to identify the RAM that has errors even if different types of RAM (with different access times) are mixed.

Furthermore, in the Example of Embodiment described above, dynamic RAM was used as the example, when static RAM is used then the chip select (CS) signal and the output enable (OE) signal can be controlled instead of the RAS signal and the CAS signal. Although in the Example of Embodiment above a memory control ring was used to control the RAM access timing, the method of this invention can also be performed by establishing for each signal to be controlled by the program a combination of a counter into which data can be loaded and a register that sets the value that is loaded into the counter as the initial value.

[Effects of the Invention]

Using the invention described above, it is possible to set the memory access timing automatically without a manual intervention because a register is provided wherein a variety of different values can be set by the program where the values that are set into this register are repetitively changed sequentially, test data is written to the memory and then read from the memory, and the data that was written is compared to the data that is read and the values that were set when the results of the comparison indicate a match are set to the register so that the memory is accessed based on those settings, it is able to prevent any disruptions to memory performance or situations where access cannot be performed normally due to incorrect settings in the access timing, making it possible to fully exploit the capabilities of the memory, and thus possible to obtain the effect of increased reliability; in addition, it is no longer necessary to have a manual intervention in order to set the access timing using jumper lines as it has been conventionally, thus making it possible to reduce operating test expenses and reduce labor expenses, and making it possible to provide data processing equipment less expensively.

4. Simple Explanation of Figures

Figure 1 is a block diagram of the logic circuits that use the method for setting the memory access timing in the Example of Embodiment of this invention.

Figure 2 is a timing diagram showing the relationship between the settings and the access timing in this Example of Embodiment.

Figure 3 is a flow chart used for explaining the operation of the Example of Embodiment.

Figure 4 is a timing chart for explaining a conventional example and explaining the operations for writing to the RAM in the Example of Embodiment thereof. Figure 5 is a timing chart for explaining the conventional example and for explaining the operations for reading from the RAM in an example thereof. Figure 6 is a block diagram of the logic circuits that use the conventional method of setting the memory access timing.

- RAM (memory) 1:
- Address multiplexer 2:
- Memory control ring 6:
- RAS flipflop 7:
- CAS flipflop 8:
- COLS flipflop 9:
- AND gate 10:
- OR gates 11, 12, 13:
- NOR gates 14, 15, 16:
- RAS register 21:
- COLS register 22:
- CAS register 23:
- CPLT register 24:
- 25, 26, 27, 28: Selectors

Representative: Masao Oiwa, and two others

Figure 1

- Memory access mode signal [L1]
- Fundamental clock [L2]
- Memory control ring [6]
- Register [21]
- Selector [25]
- Register [22]
- Selector [26]
- Register [23]
- Selector [27]
- Register [24]
- Selector [28]
- Memory access complete signal [L4]

RAS signal [Under 14]

CAS signal

- Address multiplexer [2]
- [Above 10] COLS signal
- Write mode signal [L3]

Figure 2

(INSERT TABLE)

Type of RAS RAM signal timin	COLS signal	CAS signal timing	Memor y access comple te signal timing	Settings i generation	for the reging the timit	Registe	Registe	
------------------------------	----------------	-------------------------	--	--------------------------	--------------------------	---------	---------	--

	T.	21 r 22	r 23	r 24
[see source for English]				

```
Figure 3
       Start
S1
       Set pointer = PRAM 1
       Load the information indicated by the pointer into the RAS register
S2
S3
       Pointer = pointer + 1
       Load the information indicated by the pointer into the COLS register
S4
S5
       Pointer = pointer + 1
       Load the information indicated by the pointer into the CAS register
S6
S7
       Pointer = pointer + 1
       Load the information indicated by the pointer into the CPLT register
S8
S9
       Pointer = pointer + 1
S10
       Write test data to the RAM
S11
       Read test data from the RAM
       Compare the read data to the write data
S12
S13
       Is there a pointer error?
S14
       Error report
S15
        Settings complete
 S16
 Figure 4
 Fundamental clock
 Memory access mode signal
 Write mode signal
 T0
 TI
 Tk
 Te
 Tm
 Tn (Memory access complete signal)
 RAS signal
  COLS signal
  CAS signal
  WE signal
  Figure 5
  Fundamental clock
  Memory access mode signal
  Write mode signal
  T0
  Tl
  Tk
  Te
  Tn (Memory access complete signal)
```

RAS signal COLS signal CAS signal WE signal

Figure 6

[L1] Memory access mode signal

[L2] Fundamental clock

[6] Memory control ring

[L4] Memory access complete signal

[Under L4] RAS signal

CAS signal

WE signal

[2] Address multiplexer

[Above 10] COLS signal

[L3] Write mode signal